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Suppressed Growth of Interlayer GeOx in Ge MOS
Capacitors with Gate Dielectric Prepared in Wet NO
Ambient
P. T. Lai,' C. X. Li IJ. P. Xu2X. Zou,2 C. L. Chan I
Abstract - Wet NO oxidation with wet N2
anneal is used to grow GeON gate dielectric
on Ge substrate. As compared to dry NO
oxidation, negligible growth of GeOx
interlayer and thus a near-perfect GeON
dielectric can be obtained by the wet NO
oxidation. As a result, MOS capacitors
prepared by this method show greatly
reduced interface-state and oxide-charge
densities and gate leakage current. This
should be attributed to the hydrolysable
property of GeOQ in water-containing
atmosphere.
I. INTRODUCTION
Germanium MOSFETs with high-k gate
dielectrics (ZrO2 [1], HfO2 [2-5] and A1203 [5])
have received more and more attention for the
future high-speed CMOS technology due to the
much higher carrier mobilities of Ge than Si
(two times higher for electrons and four times
higher for holes). However, since the
deposition of high-k material usually occurs in
an oxidizing ambient [6-7], germanium
substrate could be oxidized to form the
water-soluble and unstable germanium oxide
(GeOx) [8-9]. For overcoming this problem,
various processes were used to improve the
interface quality, including NH3 surface
treatment [2-5] to form a GeOxNy interlayer,
and Si interlayer technique with several
monolayers of Si grown between the dielectric
and the substrate by SiH4 surface annealing
[10-11]. But nitrogen incorporation in the
former method may not be sufficient to fully
passivate the dangling bonds on the Ge surface
and prevent its oxidation, while the thickness of
the Si interlayer in the latter method has to be
accurately controlled to prevent parasitic Si
channel, thus increasing the processing
difficulty. In this work, a novel process is
proposed to fabricate high-quality GeOxNy gate
dielectric by oxidizing Ge in an NO plus
water-vapor atmosphere. As a result, growth of
the GeOx interlayer is effectively suppressed,
and high-quality GeOxNy bulk and GeOxNy/Ge
interface with low oxide-charge and
interface-state densities and greatly reduced
gate leakage current are obtained. This should
be due to the water-soluble property of GeOx in
the wet ambient. For comparison, Ge MOS
capacitors are also prepared in dry NO ambient.
Obvious differences in electrical properties
between the wet and dry NO-oxidized samples
can be observed.
II. EXPERIMENTS
MOS capacitors were fabricated on
(100)-oriented n-type Ge substrate with a
doping concentration of 2.65x1016 cm-3. The
wafers were cleaned using trichloroethylene
and acetone followed by cyclic HF (50:1
diluted HF solution) dip with DI water rinsing
to remove Ge native oxide [2]. Thermal
oxidation at 550 °C was carried out in dry or
wet NO ambients (denoted as RNOG and
WNOG samples respectively). For better
evaluating the performance of the GeON
dielectric and the influence of the GeOx
interlayer, a relatively long oxidation time of 20
min was used. Then, the WNOG sample
received a wet N2 anneal, while the DNOG
sample had a dry N2 anneal, all for 5 min at the
same temperature. The wet NO and N2
atmospheres were realized by bubbling pure
NO and N2 gases through de-ionized water at
95 °C with a flow rate of 250 ml/min for NO
and 500 ml/min for N2. Al was thermally
1 Department of Electrical and Electronic Engineering, the
University of Hong Kong, Pokfulam Road, Hong Kong.
E-mail: laipgeee.hku.hk
2Department of Electronic Science & Technology, Huazhong
University of Science & Technology, Wuhan, P. R. China
E-mail: VXjUami.hust.edu.cn
0-7803-9339-2/05/$20.00 02005 IEEE. 115
evaporated and patterned as the gate electrode
of the MOS capacitors with an area of
7.85x10-5 cm2. Finally, a thermal anneal was
carried out in forming gas (H2/N2) ambient for
20 min at 300 °C.
High-frequency (HF, 100 kHz and 1 MHz)
capacitance-voltage (C-V) characteristics were
measured at room temperature using HP4284A
precision LCR meter. Oxide capacitance (hence
oxide thickness), flat-band voltage, and
oxide-charge density were extracted from the
100-kHz C-V curve. The interface-state density
at midgap was extracted also from the 100-kHz
C-V curve using the Terman method [12]. The
gate leakage current was measured by HP
4156A precision semiconductor parameter
analyzer. All measurements were carried out
under a light-tight and electrically-shielded
condition.
III. RESULTS AND DISCUSSION
Fig. 1 shows the typical HF C-V curves of
the samples under dark condition, swept in both
directions and measured at frequencies of 1
MHz and 100 kHz respectively. As expected, a
large hysteresis is observed for the DNOG
sample due to growth of the GeOx interlayer
during dry-NO oxidation, leading to high
interface and near-interface trap densities.
However, growth of the GeOx interlayer gets
effectively suppressed when the oxidation is
carried out in wet NO ambient, as shown by the
very small hysteresis in the C-V curves of the
WNOG sample and its identical COX at 1 MHz
and 100 kHz, implying less interface and
near-interface traps.
Table 1 Oxide capacitance and thickness, oxide-charge and interface-state densities, and flatband
voltage of the samples extracted from 100-kHz HF C-V curve.
Fig. 1 Typical high-frequency C-V curves of
the samples under dark condition at room
temperature, swept in both directions at
frequencies of 1 MHz and 100 kHz respectively.
Area of capacitor is 7.85x10-5 cm2. (a) DNOG
sample and (b) WNOG sample.
For comparing the qualities of the
oxynitride and its interface properties with Ge
substrate more clearly, their C-V curves
measured at 100 kHz are replotted in Fig. 2.
The values of electrical thickness (tox) of the
gate oxynitride and flat-band voltage (Vfb)
extracted from the 1 00-kHz C-V curves are
listed in Table 1. The equivalent oxide-charge
density (Qo,) is calculated as -COX(Vfb - (pms)/q,
where the work-function difference (;pms
between Al and Ge is calculated to be -0.03 11
V. Obviously, the DNOG sample has the
smallest CO, and thus the largest thickness,
mainly due to the growth of GeOx interlayer
during dry-NO oxidation. However, the GeOx
growth is considerably suppressed due to
hydrolyzation of GeOx in the water-vapor
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atmosphere (i.e. once the GeO, is grown, it is
hydrolyzed in the wet ambient), thus giving an
almost perfect GeON gate dielectric with a
smaller thickness for the sample oxidized in
wet NO ambient. The suppressed growth of
GeOx interlayer in the wet NO ambient is
highly desirable for fabricating advanced
small-scaled Ge MOSFET with the GeON as
gate dielectric or as ultrathin interlayer of
high-k stack gate dielectrics. The
wet-NO-oxidized sample exhibits excellent
oxynitride bulk and interface properties with
reduced Q0x and Dit as compared to the DNOG
sample, further supporting the negligible
growth of the GeOx interlayer and thus better
interface quality. Therefore, the wet NO
oxidation is beneficial for preparing
high-quality thin GeON as the gate dielectric or
interlayer of high-k stack gate dielectric in Ge
MOSFET.
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Fig. 2 High-frequency C-V curves
samples under dark condition at
temperature, swept in both directions
kHz. Area of capacitor is 7.85x10-5 cm2
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Fig. 3 Gate leakage properties of the samples.
Fig. 3 is the gate leakage properties of the
samples. The DNOG sample shows the large
gate leakage current due to the existence of the
GeOx interlayer. For the wet-NO-oxidized
sample, lower gate leakage cufrent is observed,
despite its smaller tox than that of the DNOG
sample. This should be due to the greatly
suppressed GeOx growth and thus low
oxide-charge and interface-state densities when
the oxidation is performed in the wet NO
ambient, as mentioned above. The negative
equivalent oxide charge should be related to the
forming-gas anneal and wet oxidation/anneal
ambient. The former tends to decrease the
positive fixed oxide charge generated by
nitridation [14] while the latter could induce
negative charges near/at the interface [15]. The
origin of the negative charges might be Off,
which cannot diffuse out from the interface at
the low temperature of 550 °C [15]. For the
DNOG sample, the negative Q0x should be
mainly due to the high acceptor-like interface
and near-interface trap densities of the GeO,
interlayer because the equivalent oxide charge
includes not only fixed oxide charge but also
interface and near-interface trap charges.
IV. SUMMARY
A new wet-NO oxidation is employed to
fabricate GeON gate dielectric on Ge substrate.
Compared with dry NO oxidation, the wet NO
oxidation followed by a wet N2 anneal gives an
almost perfect GeON gate dielectric with a
negligible GeOx interlayer, greatly reduced
interface-state and oxide-charge densities and
gate leakage current. The mechanisms involved
probably lie in the hydrolysable property of
GeOx in water-containing atmosphere. In a
word, this technique is highly promising for
preparing high-quality GeON gate dielectric in
Ge MOS devices. Moreover, it can easily make
excellent ultrathin GeON interlayer when HfO2
or other high-k dielectrics is used as the gate
dielectric of Ge MOSFET.
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